



SERESSA 2015

Non-volatile Memories and Their Space Applications

S. Gerardin, M. Bagatin, A. Paccagnella

simone.gerardin@dei.unipd.it



DEI - University of Padova Reliability and Radiation Effects on Advanced CMOS Technologies Group





Introduction

Overview

- Storage mechanisms
- Array organization and peripheral circuitry
- Commercial and space market

Details and radiation effects

- Charge-based Cells
 - Floating Gate devices
 - Radiation effects on FG cells
 - Radiation effects on peripheral circuits
- Phase change memories

Conclusions






- A memory which retains information when powered off
- Key metrics
 - Speed, density, power (cost)
 - Retention: amount of time a memory is able to retain information (e.g., 10 years)
 - Endurance: maximum number of program/erase (read) cycles which can be performed on a memory (e.g., 10⁵ cycles)

Erase

An erase operation may be needed before program







- What physical quantity can be used to store information in a non-volatile way?
 - Charge
 - use a potential well to store charge
 - floating gate, nanocrystals, charge trap (SONOS, TANOS, NROM)
 - Phase
 - use materials which may be switched from amorphous to crystalline and vice versa
 - phase-change memories (PCM), calchogenide RAM (C-RAM)
 - Dielectric Polarization
 - use materials that retain their polarization (ferroelectric)
 - Ferroelectric RAM (FeRAM)
 - Magnetization
 - use materials that retain their magnetization (ferromagnetic)
 - Magnetic RAM (MRAM)
 - Other concepts:
 - Nanotube RAM (NRAM), Resistive RAM (RRAM), Conductivebridging RAM (CBRAM), Millipede




- Depending on the type of cell, different architectures are possible/needed:
 - Selection device for each cell
 - PCM, FeRAM, MRAM, ...
 - Flash arrays for charge-based cells
 - NOR: cells in parallel
 - NAND: strings of memory cells (in series), two selection devices for each string of 16/32 cells
 - Crosspoint (no selection devices)
 - Memory elements at the intersection between bitlines and wordlines, no selection devices!
 - Ideal, best density, but parasitics...





Peripheral Circuitry



- Row and Column Decoders: block/page/cell selection
- Microcontroller/State machine: executes complex program and erase algorithms
- Charge pumps: provide high voltages/currents needed in some memories (e.g., floating gates)
- Buffers: always, but may have different sizes





Radiation Effects

Mix of elements determines radiation sensitivity


- Storage mechanism
- Architecture
- Peripheral circuits elements
- Rules of thumb
 - Cells may be hard, but periphery may be soft
 - Charge based cells more sensitive
 - When high voltages are needed for program/erase (or even read) operations, radiation sensitivity gets worse



NAND FLASH Scaling Trends




Storage capacity (Mb)







Mainstream Market







Large (ever-increasing) capacity

- now 128 Gbit at 16 nm, larger than SDRAM, and pushing Moore's law, ahead of microprocessors; 3-D chips (V-NAND)
- Non-volatile's are a growing share of the semiconductor memory market (Digital cameras, MP3 Players, ...)
- So far dominated by Flash Floating Gate (FG) technology
- How long will survive FG/Charge-based beyond 20nm?

Radiation Sensitivity

 Low (100 krad or less, SEFI, SEU, SEL) because of cells (FG) and peripheral circuitry (all)

Possible replacements (short/medium term?)

Phase change memories (good for radiation) for the NOR architecture





Rad-hard Memories

Small capacity

Few Mbits, typically <64 Mbit</p>

Technologies

- Charge Trap/SONOS devices
- Magnetic RAM (MRAM)
- Phase Change/Chalcogenide RAM (C-RAM)
- Ferroelectric (FeRAM)

Radiation Hardness

- ~ Mrad
- Robust cells (intrinsically or because of large feature size)
- Rad-hard peripheral circuitry

Future

Nanotube-based memories? ...





For space storage applications, flash NVMs feature:

- the highest available storage density → substantial savings in mass and volume occupancy
- when in idle state, they may be kept unbiased without losing data → energy saving
- In case of device functional interrupts, power cycling can be used to restore the correct functionality without any data loss

> Yet, NVMs suffer, in comparison with SDRAM, of:

- moderate data transfer rate
- program/erase only at page/block level
- limited endurance (10⁵ cycles)






Flash NVMs are not ideal for the workspace memories:

- They cannot grant fast random access to small data entries
- Instead, NVMs are the right choice for mass storage applications:
 - mass memories typically buffer data entities of many kbytes without any need for data modification
 - the frequency of write accesses to the same storage location is often rather low, less than 10 write accesses/day → less than 3.6 · 10⁴ operations within 10 years (i.e., less than 60 % of the endurance window)
 - wear-out issues can be mitigated by more storage capacity. Further, wear leveling distributes the storage locations rather uniformly over the address space, with integrated bad block management




Charge-based Cells




- Storage concept: Inject or remove charge between the control gate and the channel, for instance in a floating gate
- Charge storage element: floating polysilicon gate (FG), charge-trap layer, nanocrystals









The presence of electrons/holes in the charge-storage element alters the device threshold voltage

Read: sense the drain current at a proper gate bias and compare it with a reference current








- History
 - <u>1967</u>: first proposal of Floating Gate memory (Kahng & Sze)
 - 1971: Electrical Programmable Read Only Memory (EPROM) is invented, after investigations of faulty MOSFET where the gate connection had broken (Frohman)
 - 1978: Electrically Erasable ROM (E²PROM) is introduced (Perlegos)
 - <u>1985</u>: First attempts to build a NOR Flash memory
 - Mid 1990s: NAND Flash enjoys commercial success
 - 2003: NAND Flash overcomes NOR in terms of volumes
- State-of-the-art
 - NAND: 16-nm 128 Gbit
 - NOR: 45-nm 8 Gbit multi-level
- Future
 - Replacements are needed because development of FG cells is rapidly approaching scaling limits, but some countermeasures are already in place: 3-D NAND memories!



FG: Coupling





$$\Delta V_{th} = - Q_{FG}/C_{PP}$$

$$V_{FG} = \alpha_G(V_G - \Delta V_{th}) + \alpha_D V_D + \dots$$

$$\alpha_G = C_{PP}/(C_{PP} + C_D + \dots)$$

$$\alpha_x \text{ are coupling coefficients}$$


Floating Gate (FG) potential is the key

- Coupling with the other terminals
- FG device equations can be obtained by substituting gate voltage with floating gate voltage in standard MOSFET's equations
- Important differences
 - Drain turn-on
 - No saturation with V_D occurs





FG: Band Diagram





Channel hot electrons (holes)

- Carriers are heated in the channel and acquire enough energy to surmount the potential barrier
- Efficiency is low, a lot of drain current for a just a few injected carriers


Fowler-Nordheim tunneling

- Quantum-mechanical tunneling. The carriers do not have the energy classically needed to overtake the potential barrier
- Slower than CHE/CHH
- > (UV exposure)
- High voltages are required
 - charge pumps are needed to generate high voltages for single supply operation






Threshold Voltage Distributions







Threshold Voltage Distributions




- Especially with large arrays, the statistical distributions of parameters are extremely important
- V_{th} distributions are typically gaussian
- Tightening program/erase algorithms are used
- Behavior of tail bits may be dominant
- Distributions are not visible to the enduser, only digital values





- More than one bit per cell can be stored, by modulating the amount of charge injected in the floating gate
- Rely on tight statistical control of V_{th} distribution
- More complex (and slower) program algorithms
- Increased density, lower cost but poorer performance and reliability





Array Architecture

Electrically Programmable ROM (EPROM)

Erasable through UV exposure

Electrically Erasable and Programmable ROM (E²PROM)

- Erasable at the single cell level
- Requires a selection device for each cell ⇒ density penalty


Flash arrays

- Erasable in blocks
- No/few selection devices
- Higher density
- Combine the best of EPROM (density) and EEPROM (usability)










> NOR

- Cells in parallel, bit size ~ 10 F² (F=Feature size)
- Performance
 - Fast random access ~100 ns
 - Word program ~ 5µs
 - Block (Mb) erase ~200 ms
- Applications
 - Read-mostly memory
 - Code storage










Program

- Channel hot electrons
- WL high & BL high & SL
 GND
- High programming HC current ⇒ low parallelism









Program

- Channel hot electrons
- WL high & BL high & SL GND
- High programming current ⇒ low parallelism


Erase

- FN tunneling
- Low WL & high SL & float BL
- Sequence of pulses, erase verify ⇒ reliability margin





NOR Operation



- Program
 - Channel hot electrons
 - WL high & BL high & SL GND
 - High programming current ⇒ low parallelism

Erase

- FN tunneling
- Low WL & high SL & float BL
- Sequence of pulses, erase verify ⇒ reliability margin


Read

- WL on & sense BL
 - ECC may be present in MLC









> NAND

- Cells arranged in strings (16/32), bit size ~ 4F²
- The smallest feature size!
- Source Selection Line (SSL), and Drain Selection Line (DSL) devices for each 16-32 FG string


Performance

- Series arrangement, speed, + density and parallelism
- High throughput ~ 40MB/s
- Page (kB) program ~0.2 ms
- Block (MB) erase ~2ms
- Compulsory use of ECC
- Applications
 - Used for data storage






NAND Operation







NAND Operation



- Program
 - FN tunneling
 - Selected WL very high & other WL's high & BL GND


Erase

 FN tunneling with reversed polarity





NAND Operation



Program

- FN tunneling
- Selected WL very high & other WL's high & BL GND

Erase

 FN tunneling with reversed polarity

Read

- Unselected WL's biased at V_{read} ⇒ both erased and programmed cells are on at V_{read}
- Selected WL biased at 0V ⇒ only erased cells are on
- ECC needed





Reliability of FG's

Complex and critical

- Intrinsic phenomena occurring in all cells in a uniform way
- Single-bit failures occurring just in a few bits out of a large number of cells, due to
 - extrinsic defects (particles)
 - unfortunate configurations (alignment) of intrinsic point defects

Endurance

- Limited by generation of traps and charge trapping during highvoltage operations (10 MV/cm) in the tunnel oxide
- Typical = 10⁵ cycles

Retention

- Limited by Stress induced leakage current
- Typical = 10 years





Until a **few years ago**...


- Only effects in the peripheral circuitry were of concern
- Charge pumps weakest component
- ...but nowadays
 - Effects in the peripheral circuitry are still very important but FG array sensitivity is an issue as well
- > TID
- SEEs on:
 - Cells
 - Periphery:
 - Page buffer
 - Microcontroller





FG: from V_{th} Shifts to Errors


- When the threshold voltage shift is large enough to bring the cell beyond the read voltage, an error occurs
- Intermittent errors may take place when V_{th} close to read voltage






FG: TID








































No errors are observed in erased cells because the neutral distribution is below V_{ref} in these devices





FG: TID Basic Mechanisms




- Three basic mechanisms:
 - 1. Charge injection in the FG
 - 2. Charge trapping in the tunnel oxide
 - 3. Internal Photoemission
- Effects do not depend much on scaling (remember oxides can hardly be scaled because of reliability)





Flash: Charge Pumps Radiation Effects

Degradation of program charge pump in a NAND Flash memory



- TID, shift in the threshold voltage
 - Failure dose usually < 100 krad
- Single Event Gate Rupture, rupture of the gate oxide
- One of the most sensitive building blocks

M. Bagatin, et al., TNS 2009








Use cases

- 1. Mostly off: memory off most of the time and powered at regular intervals (about 2 krad), during which operating and retention tests are carried out
- Low duty: memory powered in the selected state (ready to operate) and exercised at regular intervals (about 2 krad), during which operating and retention tests are carried out
- High duty: memory <u>continuously operated</u> through a sequence of E/R/P/R operations with no dead time. Every 10 E/R/P/R cycles a retention test is carried out.





Total Dose Fails in SLC memories



Failure levels for 34-nm SLC NAND Flash manufactured by Micron

S. Gerardin, et al., TNS 2010


- Failure criteria
 - Retention: 1% of bit corrupted
 - Erase: failure to erase a block
 - Program: failure to program a page

≻In SLC

- Retention failures independent of operating conditions
- Erase and program fails occur later when memory is mostly off



Total Dose Fails in MLC memories



Failure levels for 25-nm MLC NAND Flash manufactured by Micron

S. Gerardin, et al., TNS 2010

- Retention errors
 - Occur at a higher rate than in SLC and earlier than P/E fails


➢Program/Erase

- Failure levels lower than SLC
- Contrary to SLC, mostly-off and low duty are almost equivalent conditions for this type of failures
- High duty most severe condition



FG: Heavy ions





A secondary peak


appears in the distributions right after exposure to heavy ions

- Distance between the two peaks is average ∆V_{th}
- Height of the peak (number of cells in the secondary distribution) related to the number of struck FGs










A transition region appears in the distributions between the primary

- and secondary peaks
- Such region is correlated to energetic delta electrons emitted by the ion hitting outside the FG cell area








G. Cellere, et al., TNS 2004






FG & Heavy Ions: LET and Electric Field (2)







FG & Heavy Ions: Basic Mechanisms



Transient leakage path due to high density of electron/hole pairs created by radiation


- Charge loss linearly dependent on
 - electric field
 - LET)
- Not dependent on charge yield!
- Strong function of scaling: the smaller the FG, the more severe the effect
- Heavy ion strikes can discharge the FG
 - Transient conductive path
 - Transient carrier flux





Angular effects of heavy ions

- What happens when changing the irradiation angle? In real world (e.g., space) the ion flux is ~isotropic
- After 1217-MeV Xe irradiation





At 75° more than 20 FGs corrupted by a single ion!





Heavy-ion Induced V_{th} Tails

S. Gerardin, et al., TNS 2010 1000000 Pre-rad Density distribution [a.u] 100000 Post-rad Secondary 10000 Peak 1000 **Fransition** 100 Region 10 **V**_{th} [a.u.] 65-nm Micron NOR Flash memories irradiated with 3.107 cm⁻² Silicon ions (E=121 MeV, LET=9.8 MeV·cm²·mg⁻¹)


Heavy ions collectively produce:

> Secondary Peak: the number of cells is in good agreement with the number of strikes going through FGs

 Transition Region: origin not yet completely clear








Geant4 Application

- 65-nm NOR devices were modeled in 3D
- Heavy-ions and neutrons strikes were simulated
- Simulations provide energy deposition in the floating gate and in the tunnel oxide of particles crossing cells








The experimental data and the energy deposition can be experimentally related through a \Delta V_{th}(LET)





ΔV_{th} vs LET




 The experimental \Linear relation,
 if the office of the office office office of the office office office office office office

with non-zero intercept is nonphysical





Secondary peak




- Agreement is much better when considering energy deposition in the FG as opposed to the tunnel oxide
- Width of the secondary peak related mostly to variability in energy deposition





Small Events




In addition to the large energy depositions caused by ions going through FG (large events)...

there are <u>several</u> <u>small depositions</u> by energetic electrons going through FG (small events), we can think of them in terms of total dose



ΔV_{th} vs TID






- The extracted conversion
 - coefficient is 15.4 mV/krad
- If we weigh the small events with this number...

Experimental data on 65-nm NOR Flash memories irradiated with x rays








A good agreement is obtained with different ions





FG & Heavy Ions: Annealing



Even though, the oxides surrounding the FG are quite thin (8.5 nm in NAND FG) charge trapping can take place
 Removal of trapped


charge may cause some errors to **disappear** both after TID and heavy-ion exposures

S. Gerardin, SERESSA 2015





FG & Heavy Ions: Permanent Leakage Paths



Permanent leakage path due to defects created by radiation


- In addition to prompt discharge, permanent damage can occur
- Cells hits by high-LET heavy-ions and then reprogrammed, experience a charge loss over time
- Caused by permanent defects in the tunnel oxide leading to Radiation-Induced Leakage Current (compare with SILC)



Radiation Effects on V_{TH} distributions

- Large tails after irradiation
- Number of bits in tail does not depend on ion LET (it depends on fluence)


• These cells (hit) only are considered in the next experiments





Data retention in hit FG cells

- Hit devices only were reprogrammed
- After only 30min a clear tail appears...
- ...which increases more and more with time






Model vs. Experimental




- Model: multi-trap assisted tunneling current through tunnel oxide
- Experimental data obtained from 0.04µm² device irradiated with I previously shown
- ➢ Bars → variance (spread) of experimental data
- ≻ Lines → calculations



- With **20 defects in the tunnel oxide**, good agreement on:
 - Mean value
 - Extreme values (spread)




NAND Flash: Dynamic Errors and SEFIs



- Typical errors during read operation under exposure to heavy ions
 - Static errors, linked to FG cells
 - Dynamic errors, linked to the peripheral circuitry
 - Single Event Functional Interruptions, due to strikes in the microcontroller memory








> In the NAND architecture a large page buffer (PB) is present > A page is transferred from (to) the FG array into the PB before (after) being read (written) at the pins








In the NAND architecture a large page buffer (PB) is present > A page is transferred from (to) the FG array into the PB before (after) being read (written) at the pins








> In the NAND architecture a large page buffer (PB) is present > A page is transferred from (to) the FG array into the PB before (after) being read (written) at the pins







 In the NAND architecture a large page buffer (PB) is present
 A page is transferred from (to) the FG array into the PB before (after) being read (written) at the pins

➤ While in the PB, data are sensitive to radiation ⇒ Dynamic Errors





Flash: Single Event Functional Interruption

1		
Error Type	Description	Solutions
Block- erase SEFI	The device's ready signal never exits the busy state.	Reset power only.
Partial erase SEFI	Block-erase suspends at the first address. Few blocks are erased.	Repeat the erase process.
Write SEFI	Write operation completion's status suspends	Reset power only.
Read SEFI	Sensing circuitry suspends due to charge built-up. Next read operation doesn't clear errors.	Repeat the read process or cycle power.
Irregular SEFIs	Read operation locks into endless loop. Write operation stops.	Reset power only.
	NI Neuropatal	

D.N. Nguyen, et al., REDW2002



Future Memories



Phase change memories

- Phase Change Materials (e.g., chalcogenides) can be electrically switched between the amorphous and crystalline state, through <u>Joule</u> <u>heating</u>
- These two states feature one or two orders of magnitude of difference in resistivity, which can be sensed with a proper scheme

> Nanotube RAM (NRAM)

- Cell: single walled nanotube suspended over an electrode
- "0" = suspended "1" = in contact (van der Waals forces)
- Great potential for radiation hardness

Resistive RAM (RRAM)

- Based on materials whose resistivity can be changed electrically, with a breakdown-like path
- Good scalability, cross-point arrays

Conductive-bridging RAM (CBRAM, PMC)

- Relocation of ions inside an electrolyte
- Presence or absence of a nanowire between two electrodes


Millepede

- Use pits in a polymer material created with a MEMS-probe
- Great scalability



1

Phase Change Memories





Phase Change Memories

Phase Change Memories

- Periphery
 - Many of the same issues as in standard CMOS circuits, but it may be hardened by design/process
- Memory Cells
 - Believed to be hard and totally immune to radiation effects, because storage mechanism is not based on charge
 - As we will see that's not entirely true





Neutron Results

10 Bit error rate [post rad/ pre rad] 9 8 7 ♦ 1CK 6 5 **0CK** 4 ALLO 3 2 Meas. noise 1 0 0 6 1 5 2 3 Irradiated site

45-nm PCM

Irradiated with neutrons @ ISIS

Devices in retention mode (i.e. off)
 No significant


increase in bit errors caused by neutrons, regardless of pattern








Heavy lons along the Bit line








Heavy lons along the Word line (1)






Heavy lons along the Word line (2)





Current Distributions




Representative pre-rad current distribution

- Errors only in cells set to '1' prior to the exposure (crystalline)
- About one order of magnitude between the lower edge of the '1' current distribution and the upper edge of the '0' distribution



Cell Design





Cartoon of a PCM cell (not to scale)

- Cell is asymmetrical
- In particular, the heater section has one litho-driven dimension and one sub-litho dimension
- The interface between the heater and the chalcogenide material is rectangular, with the long side oriented along the word line
- Damage at the heater/GST interface





- Energetic heavy ions can create latent tracks of damage in several materials, including insulators and semiconductors
- Thermal spike model: due to electron-phonon coupling, a heavy ion heats the material in a small cylinder around its trajectory, causing the melting temperature to be locally reached
- No data exist for Ge₂Sb₂Te₅, and no general rules are available to predict latent track formation
- Due to the quick cooling, the GST material may be amorphized after the heavy-ion strike!





- Non-volatile memories have been dominating the commercial market
- They have become more and more appealing for space applications, thanks to their non-volatility and high density, not matched by rad-hard components
- Yet, these devices are sensitive to both TID and SEEs, in both the cell arrays and peripheral circuitry
- They are intensively studied, in order to evaluate the more resilient devices and, correspondingly, the best conditions for their use in different radiation environments
- New unexpected effects may appear due to nano-size!






Atmospheric neutrons

- Not charged, they do not directly ionize materials
- They can give rise to secondary charged byproducts (= heavy ions) by interacting with chip materials
- Wide range of energies
- The generated charge particles have a wide distribution of LETs





Neutron Induced V_{th} Tails




- Atmospheric-like <u>neutrons</u> produce:
 - Secondary charged byproducts
 - Linear V_{th} tails in log-lin scale

65-nm NOR Flash memories irradiated with 3.6·10¹⁰ cm⁻² neutrons with atmospheric-like spectrum



Neutrons






Tail on L3 for 65-nm NOR Flash memories irradiated with 3.6·10¹⁰ cm⁻² neutrons with atmospheric-like spectrum

Geant4 used to assess neutron byproducts, heavy-ion and xray data for conversion coefficients Small events fit the tail at lower V_{th} Large events fit the tail at higher V_{th} Good agreement despite limitations (energies, angles of heavy ions used for conversion)







Non-zero error rate (pre-rad errors) even without radiation, due to read and program disturb, erratic tunneling, stress induced leakage current, etc.


 $\sigma = \frac{\text{\#pre-rad}_errors}{fluence \cdot \text{\#bits}}$

- The number of errors due to neutrons is significantly larger than pre-rad errors during our accelerated tests
- $\succ \sigma$ exponentially increases as the cell feature size is reduced
- > The FG error bit σ (averaged on all levels) for 25-nm samples is more than one order of magnitude larger than for 50-nm samples





Neutron FG error cross section




- 34-nm SLC (vendor A) is one of the first generations of single-bit cells to be sensitive to neutrons
- Errors are all '0' to '1' flips (programmed to erased)
- The neutron cross section of 34-nm SLC is more than 3 orders of magnitude smaller with respect to 25-nm MLC samples





Model: Neutron Scaling Trends




M. Bagatin, et al., TNS 2014

- Through the modeling of threshold LET, neutron cross section is modeled and fitted to our experimental data
- A turnaround is expected between 10 and 20 nm
 - For one or few more generations we expect the neutron σ to increase
 - Afterwards a significant decrease should occur, due to the fact that the FG becomes smaller and smaller than the heavy-ion track





Alpha FG error cross section



- MLC and SLC samples by vendor A irradiated with ²⁴¹Am alpha particles
- Empty symbols indicate the observability limit of events after a fluence of 3.10⁷ cm⁻²

- For MLC samples the alpha error σ is about 3 orders of magnitude larger with respect to the neutron error σ
- From 50-nm MLC devices to 25-nm ones, the error sensitivity increases by almost 2 orders of magnitude
- The most scaled SLC samples we tested (34 nm) are not sensitive to alpha particles yet

